This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.



STIC Database Tracking Number: 1177/62

TO: Jone Tabone Location: 6B08 Art Unit: 2133

Thursday, March 25, 2004

Case Serial Number: 09941484

From: David Holloway Location: EIC 2100

PK2-4B30

Phone: 308-7794

david.holloway@uspto.gov

Search Notes

Dear Examiner Tabone,

Attached please find your search results for above-referenced case. Please contact me if you have any questions or would like a re-focused search.

David





STIC EIC 2100 Search Request Form 117762

1 1/27////	te would you like to use to limit the search? eate: $3/25/04$ Other:
11 (10/2)	
Name John Jabone	Format for Search Results (Circle One):
AU 2/33 Examiner # 80176	PAPER DISK EMAIL
Dia ca a Zai com	Where have you searched so far?
Room # PK2 6B-08 Phone 305-8915	USP (DWP) (EPO) JPO ACM (IBM TDB)
Serial # 09/94/484	IEEE INSPEC SPI Other
Condin 1777 - Trice	TELE MOTES OF CHIEF
Is this a "Fast & Focused" Search Request? (Circle A "Fast & Focused" Search is completed in 2-3 hours (maximeet certain criteria. The criteria are posted in EIC2100 an http://ptoweb/patents/stic/stic-tc2100.htm.	mum). The search must be on a very specific topic and
What is the topic, novelty, motivation, utility, or other specific include the concepts, synonyms, keywords, acronyms, defir the topic. Please attach a copy of the abstract, background relevant art you have found.	nitions, strategies, and anything else that helps to describe
	circuit between DA & Sonseamp.
STIC Searcher Javid Hill. way	Phone <u>388- / 79 9</u>
Date picked up 3-25-4 Date Complete	ed_3-25-04

DIALOG

```
Set
              Description
        Items
              LOOPBACK? OR LOOP()BACK? OR FEEDBACK? OR FEED()BACK?
       397206
S1
      1015666
                SWITCH? OR GATE? OR PASSGATE? OR FLIPFLOP? OR TOGGLE? OR F-
S2
            LIP()FLOP? ?
        23402
                SENSE() (AMP? OR AMPLIFIER?) OR SENSEAMP? OR COMPARATOR?
S3
                BOUNDARYSCAN? OR BOUNDARY()SCAN? ? OR SCANLOGIC? OR SCAN()-
S4
         3027
            LOGIC?
                S1 AND S2 AND S3 AND S4
S5
           0
                S1 AND S2
S6
        22120
S7
               S1 AND S3 AND S4
           0
               S1 AND S3
S8
         1144
               S1 AND S4
S9
          73
               S2 AND (S3 OR S4)
S10
         5021
S11
        78643
               (TEST? OR DEBUGGER? OR EVALUAT? OR CHECK? OR VERIF?) (2N) (S-
            TRUCTURAL? OR ASIC OR CHIP OR MICROCHIP? OR IC OR INTEGRATED (-
            ) CIRCUIT? OR MOSFET?)
          310 S2 AND (S8 OR S9)
S12
                S11 AND S12
S13
            6
                RD (unique items)
S14
            5
       8:Ei Compendex(R) 1970-2004/Mar W1
File
         (c) 2004 Elsevier Eng. Info. Inc.
      35:Dissertation Abs Online 1861-2004/Feb
         (c) 2004 ProQuest Info&Learning
File 202:Info. Sci. & Tech. Abs. 1966-2004/Feb 27
         (c) 2004 EBSCO Publishing
      65: Inside Conferences 1993-2004/Mar W3
         (c) 2004 BLDSC all rts. reserv.
File
       2:INSPEC 1969-2004/Mar W2
         (c) 2004 Institution of Electrical Engineers
     94:JICST-EPlus 1985-2004/Mar W2
File
         (c) 2004 Japan Science and Tech Corp(JST)
File 111:TGG Natl.Newspaper Index(SM) 1979-2004/Mar 25
         (c) 2004 The Gale Group
File 233: Internet & Personal Comp. Abs. 1981-2003/Sep
         (c) 2003 EBSCO Pub.
File 144:Pascal 1973-2004/Mar W2
         (c) 2004 INIST/CNRS
     34:SciSearch(R) Cited Ref Sci 1990-2004/Mar W2
File
         (c) 2004 Inst for Sci Info
      62:SPIN(R) 1975-2004/Feb W1
File
         (c) 2004 American Institute of Physics
      99: Wilson Appl. Sci & Tech Abs 1983-2004/Feb
File
         (c) 2004 The HW Wilson Co.
     95:TEME-Technology & Management 1989-2004/Mar W1
File
```

(c) 2004 FIZ TECHNIK

14/5/3 (Item 3 from file: 8) DIALOG(R) File 8:Ei Compendex(R) (c) 2004 Elsevier Eng. Info. Inc. All rts. reserv. E.I. No: EIP95022547144 04159616 Title: On the testability of CMOS feedback amplifiers Author: Bishop, A.J.; Ivanov, A. Corporate Source: Univ of British Columbia, Vancouver, BC, Can Conference Title: Proceedings of the 1994 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems Can Conference Conference Location: Montreal, Oue, 19941017-19941019 Sponsor: IEEE E.I. Conference No.: 42307 Source: IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems 1994.,94TH8009. p 65-73 Publication Year: 1994 CODEN: 001710 Language: English Journal Announcement: 9507W2 Abstract: This paper examines the testability of a CMOS operational

Document Type: CA; (Conference Article) Treatment: T; (Theoretical)

Date:

amplifier (op-amp) in four different feedback configurations. Feedback is often considered to complicate the testing problem. Here, we illustrate that it is possible to test the op-amp for catastrophic faults at wafer probe without having to remove feedback structures. Catastrophic, as well as parameter variation fault models, are used to simulate the faulty response of the opamp circuits. Our method relies on repeated Monte Carlo fault simulations to examine differences in a circuit's response for each possible fault condition. A sine wave is used for the test stimulus in each case. Four closed loop configurations are considered for the study: integrator, differentiator, inverting amplifier, and comparator. We tally the percentage of stuck-at, short, and open faults that are detectable with feedback applied to demonstrate that the four feedback network configurations have little effect on the catastrophic fault coverage, as compared with similar tests performed for an open-loop configuration. (Author abstract) 25 Refs.

Descriptors: Feedback amplifiers; CMOS integrated circuits ; circuit testing; Operational amplifiers; Electric fault location; Gates (transistor); Electric network analysis; Semiconductor device models; Monte Carlo methods; Integrated circuit layout

Identifiers: Feedback structures; Feedback path analysis; Testability Classification Codes:

(Electric Network Analysis)

713.1 (Amplifiers); 714.2 (Semiconductor Devices & Integrated Circuits) 706.1 (Electric Power Systems); 703.1 (Electric Networks); 921.6 (Numerical Methods); 922.2 (Mathematical Statistics)

(Electronic Circuits); 714 (Electronic Components); 706 (Electric Transmission & Distribution); 703 (Applied (Electric Circuits); 921 Mathematics); 922 (Statistical Methods)

71 (ELECTRONICS & COMMUNICATIONS); 70 (ELECTRICAL ENGINEERING); 92 (ENGINEERING MATHEMATICS)

iPac2_0 MARC Display

Lab-on-a-chip : a revolution in portable instrumentation.
Author: Technical Insights, Inc.

Notes: Includes bibliographical references (p. 131-1

33).

ISBN: 0471283738

Subjects: Chemical detectors

Microelectronics

Series: Technical insights;

Description: ix, 143 p. : ill. ; 30 cm.

Edition: 2nd ed.

Copy/Holding information CollectionCall No.CopyStatus EIC for TC 2600TP159.C46 L33 1997c.1Available

Email: katherine.arendt@uspto.gov to ask questions or make sug gestions.

iPac 2.03.01

Brought to you by Scientific and Technical Information Center

Items Description Set (LOOPBACK? OR LOOP()BACK?) AND (SENSEAMP? OR SENSE() (AMP OR S1 AMPS OR AMPLIFIER?) OR COMPARATOR?) AND (BOUNDARYSCAN? OR BO-UNDARY()SCAN? ? OR SCANLOGIC?) S2 15 S1 AND (DAC OR DIGITAL(N)ANALOG?) File 148:Gale Group Trade & Industry DB 1976-2004/Mar 25 (c) 2004 The Gale Group File 275: Gale Group Computer DB(TM) 1983-2004/Mar 25 (c) 2004 The Gale Group File 340:CLAIMS(R)/US Patent 1950-04/Mar 23 (c) 2004 IFI/CLAIMS(R) File 348:EUROPEAN PATENTS 1978-2004/Mar W02 (c) 2004 European Patent Office File 349:PCT FULLTEXT 1979-2002/UB=20040318,UT=20040311

File 654:US Pat.Full. 1976-2004/Mar 23
(c) Format only 2004 The Dialog Corp.

(c) 2004 WIPO/Univentio

2/5,K/1 (Item 1 from file: 348)
DIALOG(R)File 348:EUROPEAN PATENTS
(c) 2004 European Patent Office. All rts. reserv.

00952260

Improved physical layer interface device Verbesserte Bitubertragungsschicht- Schnittstellenvorrichtung Dispositif d'interface perfectionne pour la couche physique PATENT ASSIGNEE:

TEXAS INSTRUMENTS INCORPORATED, (279074), P.O. Box 655474, 13500 Central Expressway, Dallas, TX 75265, (US), (applicant designated states: AT;BE;CH;DE;DK;ES;FI;FR;GB;GR;IE;IT;LI;LU;MC;NL;PT;SE)

INVENTOR:

Gillespie, Alan, 40 St Clair Terrace, Edinburgh, Scotland, (GB)
Harwood, Michael S., 43 Gordon Street, Northampton, Northamptonshire, NN2
6BY, (GB)

LEGAL REPRESENTATIVE:

Holt, Michael (50421), Texas Instruments Limited, P.O. Box 5069, Northampton NN4 7ZE, (GB)

PATENT (CC, No, Kind, Date): EP 863640 A2 980909 (Basic)

APPLICATION (CC, No, Date): EP 98200555 980221;

PRIORITY (CC, No, Date): US 38577 P 970304

DESIGNATED STATES: AT; BE; CH; DE; DK; ES; FI; FR; GB; GR; IE; IT; LI; LU; MC; NL; PT; SE

INTERNATIONAL PATENT CLASS: H04L-012/44; H04L-012/413;

ABSTRACT EP 863640 A2

A single chip dual function 10Base-T/100Base-X physical layer interface device (PHY) compatible with existing 5V parts is provided. The PHY includes a media-independent interface (MII) and connects to an unshielded twisted pair cable via an isolation transformer and a single RJ45 connector. The PHY includes built-in auto-negotiation circuitry that allows for automatic selection of half/full duplex 10Base-T and 100Base-TX, while auto-polarity correction circuitry ensures immunity to receive pair reversal in the 10Base-T mode of operation. The PHY includes internal PLL circuitry that uses a single 20MHz clock or crystal, but that is suitable for either speed mode. The PHY includes low-power and power down modes. The 10Base-T portions of the PHY include smart squelch for improved receive noise immunity. The PHY includes high jitter tolerance clock recovery circuitry and transmit jabber detection circuitry. The 10Base-T portions of the PHY include on board transmit waveshaping. The 100Base-X portions of the PHY include synthesized rise time control for reduced electromagnetic interference (EMI). The PHY includes a programmable transmit voltage amplitude for 100Base-X MLT-3 waveform generation and integrated adaptive equalization circuitry and baseline wander correction (DC restoration) circuitry for the 100Base-X receiver.

ABSTRACT WORD COUNT: 190

LEGAL STATUS (Type, Pub Date, Kind, Text):

Application: 980909 A2 Published application (Alwith Search Report; A2without Search Report)

Change: 981230 A2 Representative (change)

LANGUAGE (Publication, Procedural, Application): English; English; English FULLTEXT AVAILABILITY:

Available Text Language Update Word Count
CLAIMS A (English) 9837 1572
SPEC A (English) 9837 8778
Total word count - document A 10350
Total word count - document B 0
Total word count - documents A + B 10350

... SPECIFICATION in Figure 20.

Figure 24 depicts detailed circuitry for a portion of a high speed comparator , such as that used in Figures 17 and 18.
Figure 25 depicts a simplified block...

...filtering and equalization components being integrated into the device.

The PHY includes circuitry for internal loopback for system testing in

both modes and includes an IEEE Standard 1149.1 test access...

...1, there may be seen a 10Base-T transmitter section and a digital-to-analog (DAC) transmit (DAC XMT) section that converts the digital output of the transmitter block to an analog signal...transmit a data stream (TXD) over the transmission medium. The 10 Mbps transmitter provides a DAC wave control signal and provides a nibbler serializer. This block of the transmitter provides a...by reading data in the 10/100 PHY registers.

For 10Base-T mode, while in **loop back** mode all receive activity other than link test pulses, is ignored. However, squelch information is still processed, allowing the link status to be maintained under momentary **loop back** self test.

The PHY implements the full auto-negotiation standard, including next page capability. The...

...to interface serially with the device and the board on which it is installed for **boundary - scan** testing.

The MII Management block allows the PHY to perform various MII functions, such as...the original transmitted signal.

The outputs from the VCA 1712 are further provided to a **comparator** 1738 whose output is the data output 1740; that is, the signal corresponding to the...elements are illustrated.

The summed outputs from the equalizer circuits are further provided to a comparator 1720 whose output 1740 is the data output, NRZOUT; that is, the signal corresponding to...current through transistors tn2 and tn3. The CONTROL signal is a signal from the phase comparator portion of the PLL circuitry that serves to speed up or slow down the rate...

2/5,K/5 (Item 1 from file: 349) DIALOG(R) File 349: PCT FULLTEXT (c) 2004 WIPO/Univentio. All rts. reserv. **Image available** 00863918 A SYSTEM-ON-A-CHIP SYSTEME SUR PUCE Patent Applicant/Assignee: CIRRUS LOGIC INC, P.O. Box 17847, Austin, TX 78760, US, US (Residence), US (Nationality) Inventor(s): KLAAS Jeff, 2201 Warfield Way, Austin, TX 78728, US, Legal Representative: MURPHY James J (et al) (agent), Winstead Sechrest & Minick P.C., P.O. Box 50784, 1201 Main Street, Dallas, TX 75250-0784, US, Patent and Priority Information (Country, Number, Date): WO 200197576 A2-A3 20011220 (WO 0197576) Patent: WO 2001US2919 20010130 (PCT/WO US0102919) Application: Priority Application: US 2000590506 20000609 Designated States: AE AG AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW (EP) AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR (OA) BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG (AP) GH GM KE LS MW MZ SD SL SZ TZ UG ZW (EA) AM AZ BY KG KZ MD RU TJ TM Main International Patent Class: G06F-015/78 International Patent Class: G06F-013/40; G06F-013/28 Publication Language: English Filing Language: English Fulltext Availability: Detailed Description

Fulltext Word Count: 18936

English Abstract

Claims

A system (100) fabricated on a single integrated circuit chip includes a microprocessor (101) operating from a high speed bus (102) and providing overall control of the system. A peripheral bus (103) operates in conjunction with high speed bus (102) through a bus bridge (113). A first set of processing resources operate from high speed bus (102) and include a memory interface (108) for interfacing system (100) with an external memory, a direct memory access engine (105) for controlling the exchange of information between selected ones of the processing resources and the external memory through memory interface (108), and a boot memory (104) for storing boot code for initiating operation of system (100). A second set of processing resources operate from peripheral bus (103) and include an interrupt controller (115) for issuing interrupt requests to microprocessor (101) in response to selected ones of the system processing resources, a set of programmable timers (117) for generating timed interrupt signals, and a phase locked loop (131) for generating timing signals for timing selected operations of system (100).

French Abstract

L'invention concerne un systeme (100) fabrique sur une puce de circuit integre comprenant un microprocesseur (101) exploite par un bus (102) grande vitesse et permettant de commander tout le systeme. Un bus peripherique (103) est associe au bus (102) grande vitesse par l'intermediaire d'un pont (113). Un premier ensemble de ressources de traitement est exploite a partir du bus (102) grande vitesse et comprend une interface (108) de memoire pour systeme (100) d'interface avec une memoire externe, un moteur (105) d'acces direct a la memoire servant a commander l'echange d'information entre les ressources de traitement selectionnees et la memoire externe par l'intermediaire de l'interface (108) de memoire, et une memoire (104) d'amorce servant a stocker le code d'amorce permettant d'initialiser l'exploitation du systeme (100). Un second ensemble de ressources de traitement est exploite a partir du bus peripherique (103) et comprend une unite de commande (115) d'interruption

servant a generer des demandes d'interruption au microprocesseur (101) en reponse aux ressources de traitement selectionnees du systeme, un ensemble de temporisateurs programmables (117) servant a generer des signaux d'interruption temporises, et une boucle a phase asservie (131) servant a generer des signaux de temporisation servant a temporiser des operations selectionnees du systeme (100).

Legal Status (Type, Date, Text)
Publication 20011220 A2 Without international search report and to be republished upon receipt of that report.

Examination 20020207 Request for preliminary examination prior to end of 19th month from priority date

Search Rpt 20020510 Late publication of international search report Republication 20020510 A3 With international search report.

Republication 20020510 A3 Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

Fulltext Availability: Detailed Description

Detailed Description
... codec serial interface;

FIGURE 1 1 B illustrates the centric loop backs where the **loop back** begins at the transmit buffers and ends at the received buffers;
FIGURE 1 1 C illustrates an exemplary analogs-centric loops back where

the loop back starts and ends in the analog dornain; and FIGURE 12 illustrates the Test Interface Controlier...0 supports testing in compliance with lEEE Std. 1149.1 - 19902 Standard Test Port and Boundary Scan Architecture. The Test Interface Controller supports on-chip testing of the various blocks on high...

...complies with the Open Host Controller Interface
1 0 Specification for USB, Revision 1
LCID DAC interface 112 provides an analog DC voltage for driving LCID contrast controls, preferably generated from a resistor ladder. The DAC preferably is a 64-step digital to analog converter.

Bridge 1 1 3 interfaces high...also included. In addition, the 32-bit timers include a compare register 811 and a comparator 812. This comparator circuitry is available for triggering interrupts at preselected timer values.

The operation of interval timers...the 48 KHz rate.

Multiplexers 11 08-1 1 1 0 support and enhance the loop back modes available on AC97 compliant codecs. Bus-centric loop backs are illustrated in FIGURE 1 1 B where the loop back begins at the transmit buffers 1 106 and ends at the received buffers 11 05. Exemplary analog-centric loop backs are shown in FIGURE 1 1 C where the loop back starts and ends in the analog domain.

Consequently, these loop backs generally

2/5,K/12 (Item 4 from file: 654)

DIALOG(R) File 654:US Pat.Full.

(c) Format only 2004 The Dialog Corp. All rts. reserv.

4345695 **IMAGE Available

Derwent Accession: 2000-505046

Utility

CERTIFICATE OF CORRECTION

E/ Communications interface adapter for a computer system including posting of system interrupt status

Inventor: Gates, Stillman F., Los Gatos, CA

Davoudi, Jamileh, Los Gatos, CA

Assignee: Adaptec, Inc. (02), Milpitas, CA

Adaptec Inc (Code: 44405)

Examiner: Ray, Gopal C. (Art Unit: 271)

Law Firm: Skjerven, Morrill, MacPherson, Franklin & Friel LLP

Combined Principal Attorneys: Koestner, Ken J.

	Publication			Application	Filing
	Number	Kind	Date	Number	Date
Main Patent	US 6085278	Α	20000704	US 9889068	19980602

Current US Classification (Main): 710263000 (X-ref): 710022000; 710266000 US Classification on document (Main): 710263 (X-ref): 710266; 710022 International Classification (Edition 1): G06F-009/48; G06F-013/14; G06F-013/24

Examiner Field of Search (US): 710036; 710022; 710048; 710047; 710100; 710130; 710129; 710260; 710263; 710052; 710062; 710266; 712244; 714002; 714025; 714047; 711156; 370242; 709301; 709107

Cited US Patents:

Patent Number	YYYYMM	Class	Inventor
US 4326247	198204	712042	Chamberlin
US 5131081	199207	710022	MacKenna
US 5666559	199709	710032	Wisor
US 5689726	199711	710010	Lin
US 5819112	199810	710036	Kusters

Main 110

Fulltext Word Count: 20842

Number of Claims: 49

Exemplary or Independent Claim Number(s): 1

Number of Drawing Sheets: 10

Number of Figures: 15

Number of US cited patent references: 5

Post Issue Legal Status:

Certificate of Correction issued on: 20030318

Abstract:

To facilitate access of interrupt status information, interrupt posting status. POST[sub] -- STAT registers are readable by a host driver routine to quickly supply information relating to a functional block which has given rise to an interrupt status condition. The interrupt posting status POST[sub] -- STAT registers contain a summary of interrupt status information. The host driver may then read the interrupt posting status POST[sub] -- STAT register corresponding to the functional block to further investigate the cause of the interrupt status. System memory includes a mirror storage of the interrupt posting status POST[sub] --STAT registers that is transferred to the mirror storage by a direct memory access (DMA) operation. Values in the system mirror storage are updated automatically when a change occurs in a value within the interrupt posting status POST[sub] -- STAT registers. A host system software driver accesses the interrupt posting status POST[sub] -- STAT registers via a bus access operation, changes a bit in a POST[sub] -- STAT register, and monitors the result of the access and bit change in the mirror of the POST[sub] -- STAT register in the system memory without a

further bus read access. Advantageously, multiple accesses through the bus to verify when the written value status is correct is eliminated.


What is claimed is:

queuing a plurality of command completions on a single interrupt.

49. A method according to claim 42 further comprising: individually controlling issue of a plurality of interrupts.

Description of the Invention:

data clock extraction, and serial data loopback functions. Host computer 110 can communicate via device 130, with devices 160, 170, and 180...JTAG circuitry 212 includes a JTAG compatible test port for I/O boundary scans such as multiple core scan loops. The JTAG circuitry 212 further includes an I/O...channel link in PCI local bus 120 to FC send link data transfers, and a loop back control circuit 265 for supporting link diagnostics such as internal loopback control. The loop back control circuit 265 further supports arbitrated loop operations including private loops, public loops, private and...module 1008, a target address data interface 1010, a configuration module 1011, and an address comparator 1012. The target state machine 1006 handles PCI target mode and protocol operations including transmit...When DACEN is active, the host adapter 140 is enabled to issue Dual Address Cycle (DAC) master transactions of 32-bit range within a 32-bit page of a 64-bit...



Web Images Groups Directory News Searched the web for "sense amp" loopback.

Results 1 - 10 of about 16. Search took 0.22 seconds.

[PDF] ISSCC-03 Paper 14.4

File Format: PDF/Adobe Acrobat - View as HTML

... of core • 4 subarrays/group, only 1 is active • 8 bits/group/access Sense amp. ... Write Test Mode Fixed Programmable IO DFT Basic IO Loopback Limited IO ... www.hotchips.org/archive/hc15/pdf/13.intel.pdf - Similar pages

[PDF] <u>HC5549</u>

File Format: PDF/Adobe Acrobat

... Ring Disconnect • Soft or Hard Polarity Reversal • Supports 12 kHz or 16 kHz Pulse Metering • Ring Relay Driver • On Chip 2-wire AC/DC **Loopback** • 0 o ... www.intersil.com/data/fn/fn4539.pdf - Similar pages

[PDF] HC55180, HC55181, HC55183, HC55184

File Format: PDF/Adobe Acrobat - View as HTML

... Integrated test access features are also offered on selected products to support **loopback** testing as well as line measurement tests. ... www.intersil.com/data/fn/fn4519.pdf - Similar pages

[PDF] Defect-Based Test: A Key Enabler for Successful Migration to ...

File Format: PDF/Adobe Acrobat - View as HTML

... test, ATE, DPM, logic test, I/O test, cache test, AC loopback test, inductive ... memory is a sen- sitive, small signal bit, bit bar, and sense amp circuit system. ... www.intel.com/technology/itj/ q11999/pdf/defect_based.pdf - Similar pages

[PS] Design of Wireless Portable Systems E. Brewer, T. Burd, F. ...

File Format: Adobe PostScript - View as Text

... and then using a self-timed clock for enabling after the sense amp has settled. ... The numbersshown are "loopback" latencies, which is the time between pen-to-pad ... www.cs.berkeley.edu/~brewer/papers/compcon.ps - Similar pages

(PDF) 2001 Format for ITRS

File Format: PDF/Adobe Acrobat

Page 1. I NTERNATIONAL T ECHNOLOGY R OADMAP FOR S EMICONDUCTORS 2001 E DITION T EST AND T EST E QUIPMENT Page 2. Page 3. T HE I NTERNATIONAL ... public.itrs.net/Files/2001ITRS/Test.pdf - Similar pages

IPDFI Product Specification

File Format: PDF/Adobe Acrobat - View as HTML

Page 1. Product Specification ...for the AFS8600 Fingerprint Sensor Hardware Reference 2241 Rev 2.0 29 December, 2003 AuthenTec, Inc. ...

www.authentec.com/products/docs/ ProductSpec-AFS8600.pdf - Similar pages

[PDF] AES4000 Product Specification

File Format: PDF/Adobe Acrobat - View as HTML

Page 1. Product Specification ...for the AES4000 Fingerprint Sensor Hardware Reference 2089 Rev 1.2a December 5, 2000 AuthenTec, Inc. ...

www.authentec.com/products/docs/ 2089-12-AES4000ProdSpec.pdf - Similar pages

PCL XL error

Subsystem: TEXT

Error:

InsufficientMemory

Operator:

EndFontHeader

Position:

1733

Defect-Based Test: A Key Enabler for Successful Migration to Structural Test

Sanjay Sengupta, MPG Test Technology, Intel Corp.
Sandip Kundu, MPG Test Technology, Intel Corp.
Sreejit Chakravarty, MPG Test Technology, Intel Corp.
Praveen Parvathala, MPG Test Technology, Intel Corp.
Rajesh Galivanche, MPG Test Technology, Intel Corp.
George Kosonocky, MPG Test Technology, Intel Corp.
Mike Rodgers, MPG Test Technology, Intel Corp.
TM Mak, MPG Test Technology, Intel Corp.

Index words: structural test, functional test, ATE, DPM, logic test, I/O test, cache test, AC loopback test, inductive fault analysis, fault models, stuck-at fault, bridge fault, delay fault, open fault, defect-based test, ATPG, fault simulation, fault modeling, DPM, test quality, fault grading, design-for-test

Abstract

Intel's traditional microprocessor test methodology, based on manually generated functional tests that are applied at speed using functional testers, is facing serious challenges due to the rising cost of manual test generation and the increasing cost of high-speed testers. If current trends continue, the cost of testing a device could exceed the cost of manufacturing it. We therefore need to rely more on automatic testpattern generation (ATPG) and low-cost structural testers.

The move to structural testers, the new failure mechanisms of deep sub-micron process technologies, the raw speed of devices and circuits, and the compressed time to quality requirements of products with shorter lifecycles and steeper production ramps are adding to the challenges of meeting our yield and DPM goals. To meet these challenges, we propose augmenting the structural testing paradigm with defect-based test.

This paper discusses the challenges that are forcing us to change our testing paradigm, the challenges in testing the I/O, cache and logic portions of today's microprocessors, due to the paradigm shift, and the problems to be solved to automate the entire process to the extent possible.

Introduction

Traditionally, Intel has relied on at-speed functional testing for microprocessors as this kind of test has historically provided several advantages to screen defects in a cost-effective manner. Unlike other test

methods, functional testing does not require the behavior of the device under test (DUT) to be changed during the test mode. Thus, functional testing allows us to test a very large number of "actual functional paths" at speed using millions of vectors in a few milliseconds; to thoroughly test all device I/Os with "testerper-pin" ATE technology; and to test embedded caches in a proper functional mode. In addition, the testing is done in a noise environment comparable to system operation. However, functional testing is facing an increasing number of obstacles, forcing Intel to look at alternative approaches.

We begin this paper by describing the problem of continuing with functional testing of microprocessors. We then define an alternative paradigm, which we call structural test. Finally, the challenges that we face and the problems that need to be solved to test the logic, I/O, and cache subsystems of the microprocessor to make the alternative test method work are discussed.

Structural testing has been in use in the industry for quite some time. In order to meet Intel's aggressive yield and DPM goals, we propose enhancing the structural test flow, by using defect-based test (DBT). DBT is based on generating manufacturing tests that target actual physical defects via realistic fault models. The primary motivation in augmenting structural testing with DBT is to make up for some of the potential quality losses in migration to structural test methods as well as to meet the challenges of sub-micron defect behavior on the latest high-performance microprocessor circuits. Although the impact of DBT on defects per million products shipped is not well characterized, prelimi-

nary studies of DBT [1] show that it improves quality.

DBT requires a whole suite of CAD tools for its successful application. In section 5, we discuss tool requirements for successful DBT for the latest high-performance microprocessors.

The Microprocessor Test Problem

Stated simply, the increasing cost of testing microprocessors to deliver acceptable product quality on ever faster and more complex designs is the main problem we face. The cost challenges range from the non-recurring design and product engineering investment to generate good quality tests to the capital investment for manufacturing equipment for test.

Automatic Test Equipment (ATE) Cost

Following Moore's Law for the past two decades, the silicon die cost of integrated circuits has decreased as the number of transistors per die has continued to increase. In contrast, during the same period, the cost of testing integrated circuits in high-volume manufacturing has been steadily increasing. Silicon Industry Association (SIA) forecasts, depicted in Figure 1, predict that the cost of testing transistors will actually surpass the cost of fabricating them within the next two decades [2].




Figure 1: Fabrication and test cost trends

Lagging ATE Technology

Aggressive performance targets of Intel's chip set and microprocessor products also require increasingly higher bus bandwidth. Due to problems such as power supply regulation, temperature variation, and electrical parasitics, tester timing inaccuracies continue to rise as a function of the shrinking clock periods of high-performance designs. The graph in Figure 2 shows

trends for device period, overall tester timing accuracy (OTA), and the resulting percentage yield loss. It was derived from information in the SIA roadmap.





Figure 2: Tester accuracy and projected yield loss trends

In addition to the increase in device frequency and the number of I/O pins, advanced signaling techniques are also used to improve I/O performance. One such signaling innovation is the use of the source-synchronous bus, which has been in use since the Pentium® Pro line of microprocessors. Data on such a bus is sent along with a clock (strobe) generated from the driving device. This complicates testing since the ATE needs added capability to synchronize with the bus clock (strobe).

Test Generation Effort

Manual test writing, which has been in use at Intel, requires a good understanding of the structure of the DUT (typically a design block owned by a designer). as well as global knowledge of the micro-architecture. The latter is required since tests have to be fed to the DUT and the response read from the DUT. With increasing architectural complexities such as deep pipelining and speculative execution, increasing circuit design complexity and new failure modes, the cost of test writing is expected to become unacceptable if we are to meet time-to-volume targets. This is supported by the data presented in Figure 3 where manual test generation effort is compared with the effort required if ATPG, augmented with some manual test generation, were used. Note that manual test writing effort required for functional testing has been increasing exponentially over the last several generations of microprocessors at Intel. Compared to that, the projection for ATPG is very small. Note that the data for Willamette/MercedTM and beyond are projections.



Pentium®, Pentium® PRO, Merced™ N+1,gen N+2,gen Willamette Lead CPU

Figure 3: Test generation effort trend

Deep Sub-Micron Trends

As the feature length of transistors scales down, power supply voltage is scaled down with it, thereby reducing noise tolerance. Metal pitch is also scaled in tandem to realize the density gain. If interconnects were scaled proportionately in both pitch and height, line resistivity would rise quadratically, thereby degrading performance. To hold this trend down, metal height is scaled down by a smaller factor than the pitch, which results in increased cross capacitance.

The increase in the number of metal layers introduces more masking steps and can skew the random defect distribution towards interconnect failure modes such as bridges and open vias. Susceptibility to process variation is heightened due to the higher cross capacitance and reduced noise tolerance.

Like other CAD tools, performance validation tools are struggling to keep up with increasing design sizes and circuit design complexity. The most common solution is to build simplifying assumptions into the tools, and to offset this by the use of conservative nominal delays. Faced with increasing performance goals, designers build devices with negative timing margins. Such aggressive designs styles, coupled with increasing layout density, mean that even minor defects or process variations, which would otherwise be benign, could result in failures. Deliberate design marginality thus translates into test problems. Writing functional tests for subtle failure modes, which are made manifest under a very specific set of conditions, is becoming increasingly difficult.

Test Paradigm Shift and Challenges of the New Test Paradigm

Test paradigms are defined by (a) the kind of test; (b) the kind of tester that stores and delivers the test; and (c) the test delivery mechanisms.

Tests can be either *structural* or *functional*. Structural tests target manufacturing defects and attempt to ensure the manufacturing correctness of basic devices such as wires, transistors, etc. Functional tests, on the other hand, target device functionality and attempt to ensure that the device is functioning correctly. Functional tests are written primarily for architectural verification and silicon debug. They can be used for manufacturing testing also, as is done at Intel. Structural tests, on the other hand, are used primarily for manufacturing testing.

Testers come in two varieties: functional and structural. Functional testers can drive a large number of I/O pins at high clock rates with great timing accuracy. On the other hand, structural testers are limited in the number of I/O pins they can drive, as well as the speed and accuracy with which they can deliver data to the I/O pins. The cost of structural testers is considerably lower than the cost of functional testers.

Tests can be delivered in one of two ways. The device's normal functional channels are used and the device runs at operating speed. Alternatively, special design-for-test (DFT) channels can be designed, and tests are applied through these channels at less than operational speed. The scan structure and ArrayDAT exemplify this.

The test paradigm in use at Intel so far uses functional testers and functional tests. These tests are delivered using the functional channels. Functional tests are written manually. Using functional testers requires huge capital investment over short periods of time since they become obsolete very quickly. Hence, Intel is now relying more on reusable low-cost testers.

As the data showed, manual test writing for future microprocessors is not feasible. Therefore, use of ATPG tools becomes essential to meet cost and time-to-quality requirements. Thus, the paradigm that has evolved is to use low cost structural testers and use ATPG to generate the required tests. The tests being generated are structural tests. The structural tests we generate differ from the classical structural tests in that we target defects via some novel fault models. We elaborate on this later in the paper. We next discuss the challenges that this paradigm shift brings with it.

Test Generation

The loss in accessibility to the I/O pins of the device has a major impact on the ability of engineers to write functional tests for the chip. It may be possible to load functional tests through direct access to an onchip cache, and run them from there, but it is difficult to generate tests that operate under this mode. As a result, most of the fault-grading tests that are applied through DFT methods have to be generated using ATPG tools.

ATPG for large high-performance designs poses unique problems. Today's microprocessors have multiple clock domains, operating at different speeds. Clock gating for low-power operation is pervasive. Typical designs have many complex embedded arrays that need to be modeled for the ATPG tool. Industry standard DFT techniques, such as full scan, are often too expensive in either die area, or performance or both [7].

Defect mechanisms in deep sub-micron designs are often manifested as speed failures under very specific conditions. Most commercial ATPG tools, which are based on the stuck-at and transition fault models, are not equipped to handle these complex failure modes.

Design for Test

Although ATPG technology has progressed during this time, the success of these tools is predicated on providing a high degree of access, controllability, and observability to the internals of the design by using DFT techniques.

Scan design, the best-known structured DFT technique, comes at the cost of both performance and area, although some trade-off is possible. In order to meet tight timing requirements, high-performance designs tend to have very few gates between storage elements, which results in a high latch-to-logic ratio. Therefore, implementing scan DFT generally translates into sacrificing considerable silicon real estate.

Another DFT technique that is gaining acceptance in the industry is Built-In Self-Test (BIST), which incorporates mechanisms to generate stimuli and compress responses for later off-chip comparisons into the design. BIST allows a large number of patterns to be applied at speed in a short time, with very little tester support. However, most logic BIST techniques that enjoy commercial success today require full scan, or close to it. In addition, they need design changes to enhance random-pattern testability, to allow at-speed test application, and to prevent the system from getting into an unknown state that can corrupt the compressed response.

Such intrusive DFT techniques cannot be applied across the board to high-performance devices, so logic BIST for microprocessors has only limited applicability today. High-volume, high-performance microprocessors have to choose between the high cost of scan DFT or resort to more custom access methods of get-

ting stimuli to, and observing responses at, the boundaries of internal components.

Test Application Methodology

Industry data shows that testing a device using functional tests rather than other test patterns results in fewer escapes [4]. A possible explanation is that when the device is exercised in functional mode, defects that are not modeled, but affect device functionality, are screened out.

ATPG patterns differ fundamentally from functional test patterns: they explicitly target faults rather than checking for them by exercising the functionality of the device, and they are typically very efficient, detecting each fault fewer times in fewer ways. Also, since they are based on using DFT structures to apply tests, they are applied at a lower speed. Consequently, there is a risk of losing "collateral" coverage of defects that do not behave like the modeled faults.

Structural testers have a small set of pins that operate at a lower frequency than the device and contact only a subset of its I/O pins. The device needs to be equipped with special DFT access ports to load and unload the vectors from the tester. The boundary scan test access port, scan input and output pins, and direct access test buses are typically for this purpose.

A few seconds of functional test may apply millions of patterns to a chip. In contrast, due to power, noise, and tester bandwidth considerations, the serial loading of test vectors from the DFT ports may be slow, and the number of test vectors that can be applied from the structural tester may be far fewer than in a functional test environment. This has implications for the quality of the structural test set.

Speed Test

Unlike many standard parts, microprocessors are binned for speed. This necessitates speed test, where the objective is to determine the maximum frequency at which the part can be operated. In the past, a small set of the worst speed paths was identified, and tests written to exercise these paths were used to characterize the speed of the device. With increasing die sizes and shrinking device geometry, in-die process variation is becoming significant. It is no longer safe to assume that all paths will be affected equally, and a larger set of representative paths needs to be tested to determine the maximum operating frequency.

One of the implications of applying vectors in the DFT mode is that the device may not be tested in its native mode of operation. Special-purpose clocking mechanisms are implemented to apply the tests to the targeted logic blocks after they have been loaded. The electrical conditions, background noise, temperature, and power supply may all be different in the DFT mode.

These factors introduce inaccuracies, necessitating guard-bands, in measuring the speed of the device.

I/O Timing Test

Traditional I/O functional testing relies on the ability of the tester to control and observe the data, timing, and levels of each pin connected to a tester channel. The testing of the I/O buffers can be divided into three basic categories: timing tests (e.g., setup and valid timings), level tests (e.g., Vil and Vol specifications), and structural tests (e.g., opens and shorts). The timing specifications of the I/O buffers are tested during the class functional testing of the device. With the use of structural testers, dedicated pin electronics are no longer available on the tester to make timing measurements on each I/O pin on the device.

Assuming that the I/O circuit meets the design target and that timing failures are results of defects at the I/O circuits, the problem of testing complex timing becomes one of screening for these defects, instead of the actual timing specification itself.

Defect-Based Test

Applicability of the Stuck-At Fault Model

Although functional patterns are graded against the single stuck-at fault model, it is well known that most real defects do not behave like stuck-at faults. Instead, stuck-at fault coverage has been used as a stopping criterion for manual test writing with the knowledge that the functional tests would catch other types of defects that impact device functionality. This measure of test quality worked quite well for a long time. However, in the recent past, there is conclusive data from sub-micron devices that proves that the outgoing DPM can be further reduced by grading and developing functional tests using additional fault models such as bridges etc. Therefore, the success of the single stuck-at fault model cannot be guaranteed as we move further into the sub-micron devices.

The quality of ATPG patterns is only as good as the quality of the targeted fault models. As the test environment forces the transformation from functional to structural testing, there is yet another strong case for the development of better test metrologies than the simplified stuck-at fault model. Defect-based test addresses this risk by using better representations of the underlying defects, and by focusing the limited structural test budget on this realistic fault.

What is Defect-Based Test?

Before we define defect-based test, we distinguish between two terms: defect and fault model. Defects are physical defects that occur during manufacturing. Examples of defects are partial or spongy via, the presence of extra material between a signal line and the V line, etc. Fault models define the properties of the tests that will detect the faulty behavior caused by defects. For example, stuck-at 1 tests for line a will detect the defect caused by a bridge between the signal line a and V.

It has been reported in the literature [5] that tests that detect every stuck-at fault multiple times are better at closing DPM holes than are tests that detect each fault only once. This approach, called N-detection, works because each fault is generally targeted in several different ways, increasing the probability that the conditions necessary to activate a particular defect will exist when the observation path to the fault site opens up.

Defect-based tests are derived using a more systematic approach to the problem. First, the likely failure sites are enumerated. Each likely defect is then mapped to the appropriate fault model. The resulting defect-based fault list is targeted during ATPG. Tests generated in this way are used to complement vectors generated using the stuck-at fault model. Unlike the stuck-at model that works off of the schematic database, the starting point for defect-based test is the mask layout of the device under test. Layout-based fault enumeration is a cornerstone of defect-based test.

The use of better fault models is expected to enhance any test generation scheme (ATPG, built-in self-test, or weighted random pattern generation) because it provides a better metric for defect coverage than does the stuck-at fault model.

Although not a proven technology, defect-based test is a strong contender for addressing some of the risks of migrating from functional to structural test. The DBT effort at Intel is aimed at proving the effectiveness and viability of this approach. The following sections describe the key problems that have to be solved, the specific tooling challenges in automating defect-based test, and a system architecture showing DBT modules in the overall CAD flow.

Challenges of Defect-Based Test

Enumerating Defect Sites

The number of all possible defects on a chip is astronomical, and it is neither feasible nor worthwhile to generate tests for all of them. Fault enumeration is the task of identifying the most important defect sites and then mapping them into fault models that can be targeted by fault simulation and ATPG tools.

To enumerate likely defect sites, we need to understand the underlying causes of defects. Broadly speaking, defects are caused by process variations or random localized manufacturing imperfections, both of which are explained below:

- Process variations such as transistor channel length variation, transistor threshold voltage variation, metal interconnect thickness variation, and inter metal layer dielectric thickness variation have a big impact on device speed characteristics. In general, the effect of process variation shows up first in the most critical paths in the design, those with maximum and minimum delays.
- Random imperfections such as resistive bridging defects between metal lines, resistive opens on metal lines, improper via formations, shallow trench isolation defects, etc. are yet another source of defects. Based on the parameters of the defect and "neighboring parasitic," the defect may result in a static or an at-speed failure.

Techniques used for the extraction of faults due to random defects and process variations may differ, but the fundamental approach is to identify design marginalities that are likely to turn into defects when perturbed. The output of a fault extraction tool is typically ordered by probability of occurrence.

Defect Modeling

To test a device, we apply a set of input stimuli and measure the response of the circuit at an output pin. Manufacturing defects, whether random or systematic, eventually manifest themselves as incorrect values on output pins.

Fault simulators and ATPG tools operate at the logical level for efficiency. A fault model is a logic level representation of the defect that is inserted at the defect location. The challenge of fault modeling is to strike a balance between accuracy and simplicity as explained below:

- Accuracy. The output response of the logic-level netlist with the fault model inserted should closely approximate the output response of the defective circuit for all input stimuli.
- Simplicity. The fault model should be tractable, i.e., it should not impose a severe burden on fault simulation and ATPG tools.

During the model development phase, the effectiveness of alternative models is evaluated by circuit simulation. Vectors generated on the fault model are simulated at the circuit level in the neighborhood of the defect site, using an accurate device-level model of the defect. However, due to the number of possible defect sites and the complexity of circuit simulation, this can only be done for a small sample.

Defect-Based Fault Simulation

Simulation of defect-based models is conceptually similar to stuck-at fault simulation, with a couple of twists:

- The number of possible defect-based faults is orders of magnitude larger than stuck-at faults, so
 the performance of the tool is highly degraded. In
 order to be effective, a defect-based fault simulator has to be at least an order of magnitude faster.
- Defect-based faults may involve interactions between nodes across hierarchical boundaries, making it impractical to use a hierarchical or mixedlevel approach to fault simulation. It is necessary to simulate the entire design at once, which also imposes capacity and performance requirements.

Defect-Based Test of Cache Memories

Background: The Growth of Caches for Micro- processors

The use of caches for mainstream microprocessors on Intel® architectures, beginning in the early 90s with the i486TM processor, heralded a return to Intel's original technical core competency, silicon memories, albeit with several new twists. The embedded CPU caches have increased in size from the 4K byte cache of the i486 processor generation to 10s and 100s of kilobytes on today's processors and to even larger embedded CPU caches being considered for the future. This has resulted in a steady increase in the fraction of overall memory transistors per CPU and in the amount of CPU cache die area throughout the last decade.

A second key cache test challenge is the increasing number of embedded arrays within a CPU. The number of embedded memory arrays per CPU has gone from a handful on the i486 and i860TM processors to dozens on the more recent Pentium® Pro and Pentium® II processor lines.

Memory Testing Fundamentals: Beyond the Stuck-At Model

The commodity stand-alone memory industry, i.e., DRAMs and 4T SRAMs, have evolved fairly complex sets of tests to thoroughly test simple designs (compared to the complexity of a modern microprocessor) [6]. The targeted fault behaviors include stuck-at, transition, coupling, and disturbs, and the resulting number of targeted tests per circuit, per transistor, or per fault primitive on a memory is much higher than for digital logic devices. On VLSI logic, the chal-

lenge is to achieve stuck-at fault coverage in the upper 90 percentile, while on stand-alone memories, the number of targeted tests per circuit component is typically in the 100s or more likely 1000s of accesses per bit within a robust memory test program.

One reason for the greater complexity of memory tests is that at the core of a typical digital memory is a sensitive, small signal bit, bit bar, and sense amp circuit system. Even for stand-alone memories, access and testing of the analog characteristics (e.g., gain, common mode rejection ratio, etc.) is not directly possible and must be done indirectly through the digital interface of address and data control and observability. A large number of first order variables subtly affect the observability of silicon memory defect behavior. Therefore, most memory vendors characterize each variant of a given product line empirically against a broad range of memory patterns before settling on the test suite that meets quality and cost considerations for highvolume manufacturing. These characterization test suites (also known as "kitchen sink" suites) consist of numerous algorithmic march patterns and different sets of cell stability tests (e.g., data retention, bump tests, etc).

A key concept for robust memory testing is the logical to physical mapping. On a given physical design of an array, the physical adjacencies and ordering of bits, bit lines, word lines, decoder bits, etc., typically do not match the logical ordering of bits (such as an address sequence from bit 0 to bit 1 to ... highest order bit. Memory tests are designed to be specifically structural where worst-case interactions of the implemented silicon structures with true physical proximity are forced. Thus the true physical to logical mapping is a subsequent transform that must be applied to a given memory pattern in order to maximize its ability to sensitize and observe defects and circuit marginality. Correct and validated documentation to the downstream test writer of the actual physical-to-logical mapping is as important as other design collateral.

Embedded Cache Testing and DFT in the Context of Logic Technologies

Testing of embedded caches also needs to consider the context of related logic technologies. To start with, the basic embedded cache memory cell is typically a six transistor (6T) SRAM as compared to the more typical DRAMs and four transistor (4T) SRAM of the stand-alone silicon memory industry. The 6T SRAM offers better robustness against soft errors and can be thoroughly tested to acceptable quality levels with somewhat simpler test suites. However, the critical motivating factor is that a 6T SRAM cell is feasible, within the context of a high-performance logic silicon fabrication process technology, without additional process steps.

The smaller size (area, # bits) and 6T cell of the embedded CPU cache make it less sensitive than the stand-alone commodity 4T SRAMs and DRAMs. This is somewhat offset by the fact that embedded caches are generally pushing the SRAM design window on a given fabrication technology for system performance reasons. Therefore, adequate testing of embedded 6T SRAMs requires an optimal use of robust memory test techniques targeted at defect behaviors, such as complex march algorithms and cell stability tests.

A critical challenge for embedded SRAM caches is the architectural complexity of access and observability of such arrays compared to a stand-alone memory. For example, for an embedded array such as an instruction cache or a translation buffer, there may not be a normal functional datapath from the array output to the chip primary outputs, making writing of even the simplest memory algorithmic patterns such as the 10N March C- an extreme challenge for even the most experienced CPU design engineers and architects.

In the end, the number and variety of caches and embedded arrays in today's microprocessors demand a multiple of DFT and test solutions optimized to the physical size and area of the various arrays, the performance and cost boundary conditions, and the architectural and micro-architectural details of an embedded array's surroundings. Circuit-level DFT, such as WWTM [7], can offer targeted structural coverage, in this case against cell stability issues and weak bits. External access via special test modes or selftest (BIST) circuits may provide the better solution within different sets of variables. However, care must be taken to ensure the completeness and correctness of the solution in any case and that some level of structural approach is used, i.e., appropriate stimulus-response mapped to the physical implementation of the memory structures. Different types of memory structures, e.g., small signal SRAMs, full Vcc rail swing CMOS register files, CAMs, or domino arrays, each require a targeted structural approach mapped to their strength and weaknesses with respect to defect response.

Technology Development Strategy

The technology for defect-based test spans multiple disciplines in design, CAD tooling, and manufacturing. Although individual components have been tried both within Intel as well in academia and industry, real data on high-volume, high-performance microprocessors is needed to establish the value of this approach.

The defect-based test program at Intel emphasizes early data collection on the effectiveness of fault models. Partnerships with design teams interested in pioneering these new capabilities as they are developed form a cornerstone of this effort. Technology development proceeds in phases as follows:

- Fault model development. There are a large number of possible defect types that can be modeled. Defects are chosen for modeling based on frequency of occurrence, ease of modeling, escape rate, and perceived importance to the partner design team. Bridges and path delay faults will be the first set of fault models to be investigated.
- Tool development. A minimal set of prototype tools is developed for the enumeration and simulation of the target fault models. These tools are targeted for limited deployment to a select group of experts in the project design team. The focus of tool development is on accuracy, not performance. Where possible, the tools are validated against existing "golden" capabilities.

Tools for defect enumeration need to leverage physical design and performance verification tools. Close co-operation with tool builders and project design automation teams is required to build on existing tools, flow, and data in order to facilitate the defect-extraction process.

- Enumerating fault sites. The actual task of enumerating fault sites is performed jointly by the technology development team and the design team. Working together, test holes such as new architectural enhancements or modules for which legacy tests could not be effectively ported are identified. Fault grading resources are allocated for defect-based test on those regions. When available, data from the FABs are used to assign probabilities to defect sizes.
- Test generation. Defect-based tests are generated by first grading functional validation and traditional fault grade vectors, and then by targeting the undetected faults for manual test writing. Test writing is necessary at this time because a defect-based ATPG is not yet available, and the legacy designs on which the technology is being pioneered do not have adequate levels of structured DFT. To contain the cost of test writing, defect-based tests are written for carefully selected modules of the design.
- Model validation. Model validation requires close partnering with the product engineering team.
 Some changes are required to the manufacturing flow to collect data on the unique DPM contribution of the defect-based tests.

Data from the model validation phase is fed back into model development, as illustrated below. Once a particular fault model is validated, we will enter into development (or co-development with a tools' vendor) of an ATPG capability for that model.




Figure 4: Technology development process flow

Defect Modeling

Modeling of Random Defects

The challenge in fault modeling is to capture a general cause and effect relationship that can be easily simulated or targeted in the case of automatic test pattern generation. A degenerate case of this general approach is a line stuck-at fault model where output at a node is always a logical zero or always a logical one regardless of the logic value it is driven by. Another popular fault model that has been used to target random speed failures is the transition fault model, which is essentially a stuck-at fault with the addition of the condition that the faulty node make a transition, i.e., be at the opposite logic value in the cycle prior to detection.

In creating a realistic fault model for a defect, we must avoid explicitly tabulating the behavior of the defect for every state of the circuit. A table-driven approach will not lend itself to a scalable automated solution for design sizes that exceed 5 million primitives. The approach we use here is to transcribe the deviation in analog behavior into simple conditional logical deviations.

There are a large number of possible failure mechanisms that cause random defects. Rather than de-

velop models for them all and then launch into model validation, our approach is to stage the development of models and tools to address defect types in the order of their importance, and to intercept designs with a complete prototype flow for each model as they become available. This allows us to collect data on the DPM impact of defect-based test early on, and it provides feedback that we can use to refine our models.

One of the most common defect types today is interconnect bridges. As metal densities increase, the importance of metal bridges as a defect-inducing mechanism will grow. Interconnect bridging defects exhibit a range of behavior based on different values of bridge resistance.

This effect is illustrated for the circuit in Figure 5. There is a bridge defect between node j and k in this example. Node k is held at logic 0 as j changes from 0 to 1. The signal transition is propagated and observed at output ν .




Figure 5: Example circuit with a bridge defect

Figure 6 shows the output response of the circuit for different values of the bridge resistance. Threshold voltages are marked using horizontal dashed lines, and the vertical dashed line shows the required arrival time at node v for the transition to be captured in a downstream latch.

The plot shows three distinct circuit behaviors for varying bridge resistance. For low resistance values, the output never reaches the correct logic value, and the defect shows up as a static logic failure. For intermediate resistances, the output goes to logic 0 too late, resulting in a speed failure. Very high bridge resistances are benign from the viewpoint of correct logical operation of the circuit.




Figure 6: Output responses for a range of bridge resistance

For low resistances, the defect can be modeled as node j stuck at logic 0 with the condition that k is at logic 0. Speed failures can be modeled as a slow-to-rise transition at node j, with the condition that k is held at logic 0. Such fault models, based on generalizations of the conventional stuck-at and transition faults, are called constrained fault models.

As feature sizes are scaled down, the metal pitch is reduced in tandem to increase density. Reduced metal pitch in turn imposes limitations on the height of metal interconnects that must also decrease to improve manufacturability. Thus the line resistance per unit length goes up almost quadratically. Sustained yield requirement dictates that defect densities remain the same, which in turn implies that interconnect bridge defects also scale in dimension. Higher bridge resistance coupled with lower device resistance during ON state results in more speed failures than hard failures as illustrated in Figure 6 above.

Modeling of Systematic Defects

Not all defects are of a random nature. Known factors such as reticule position, die location on a wafer, mask imperfections, polysilicon density, device orientation, etc., cause systematic variation across wafers and dice. These effects are expected to gain prominence due to reduced noise tolerance as well as a general increase in systematic variability because of such factors as migration towards 300mm wafers, lithographic equipment, and material re-use.

Steeper production ramps are putting increasing pressure on cutting down the time for design correction and test creation based on silicon data. Thus modeling such effects is critical to the success of test.

Process variations lead to delay problems. Therefore, using information of process variations in speed test target selection needs to be addressed.

Defect-Based Test Tooling Challenges

Defect Enumeration

The goal of defect enumeration is to prune the list of all possible defects to a manageable number of the most likely faults. Because the likelihood of a fault has a strong dependence on layout geometry, process parameters and timing marginality, defect enumeration is a multi-disciplinary problem.

Here we describe layout-driven and timing-driven approaches to fault enumeration, and we discuss the inherent challenges.

Physical Design Inductive Fault Analysis

Inductive Fault Analysis (IFA) is based on the premise that the probability of a defect occurring at a particular site is a function of the local layout geometry and the distribution of failure mechanisms observed for the manufacturing process. The most commonly observed defects can be classified into two broad categories of physical faults:

- Bridges occur when the defect causes a conducting path between two nodes that are electrically isolated by design. The resistance of the bridge can vary by process, layer, and defect mechanism.
- Breaks happen when the defect introduces undesired impedance along a conducting path. In an extreme case, a break can result in an open circuit.

These physical fault models are then mapped onto logical fault models that can be used for fault simulation at the logical, or gate level, of abstraction. If the likelihood of the defect mechanism causing opens and breaks is known for the process, the physical fault sites extracted by IFA are weighted by probability. These probabilities can be used for pruning the fault list, and for expressing the fault coverage obtained by fault simulation in terms of the overall probability of catching a defective part. This weighted fault coverage number can be a better predictor for outgoing DPM than stuck-at fault coverage.

Traditionally, IFA has focussed on layout geometry and defect distribution, and it has ignored the testability of a fault. This last parameter is an important one: If the faults identified using IFA are highly testable, i.e., easily covered by tests for stuck-at faults, then using an

IFA-based approach will not yield a significant incremental DPM improvement over a standard stuck-at fault model. Examples of highly likely and highly testable faults are bridges to power rails and clock lines. Therefore, the challenge for effective IFA tools is to identify faults that are both highly likely and relatively difficult to detect using stuck-at fault vectors.

Because they work at such a low level of abstraction, IFA tools need to be scalable in order to be effective on increasingly larger designs. Two divide-and-conquer approaches can be applied to the problem:

- Hierarchical analysis. This is where layout blocks are analyzed at a detailed level for bridges and breaks on cell-level nodes, and at a global level to analyze inter-block connectivity. The obvious drawbacks of this method are that interactions between wires across blocks, and between blocklevel and chip-level layout, are ignored. This problem is accentuated by the increasing trend toward over-the-cell global routing.
- Layout carving, or "cookie-cutting." In this
 approach, the layout is flattened and carved into
 manageable pieces called "cookies." Each cookie
 includes the layout to be analyzed, as well as sufficient surrounding context. A second phase is
 required to roll up the results collected at the cookie
 level, and to tie up the inter-cookie interactions.

Timing-Driven Analysis

As mentioned in a previous section, the performance verification tools for large microprocessor designs are not entirely fool proof. To begin with, the PV database is made up of data from different sources, some of which are SPICE-like simulations (very accurate) and some of which are simple estimators. The net result of this could be incorrectly ordered critical paths (speed-limiting circuit paths). During silicon debug and characterization, some of these issues are generally uncovered.

However, some serious issues abound as we look into the future. First, the increased on-die variation in deep sub-micron technologies means that different paths on the chip can be impacted differently. Further, the trend towards higher frequencies implies fewer gates between sequential elements, which may lead to a larger proportion of the chip's paths having small margins. These two factors combined pose one of the biggest test challenges, namely, speed test.

It is no longer just sufficient to have a few most critical paths in the circuit characterized during silicon debug. What is required is an automatic way to enumerate all such paths and then grade the structural tests for "path delay fault" coverage. There are two main issues that need to be solved. First, PV tool limitations need to be worked around (issues related to generating an ordered list of critical paths), and second, modeling issues related to mapping of paths from transistor level to gate level need to be resolved. (Fault simulation happens at the gate level.)

It is likely that this huge path list can be pruned to a more manageable size. Paths could be selected based on their criticality of speed to the design and on their diversity in composition in terms of distribution of delay amongst various constituent factors such as delays on all interconnect layers and actual devices.

Comprehensive Defect Enumeration

While layout analysis may identify potential bridge defect sites, a resistive bridge may not always manifest itself as a logic error. An example of such a situation would be if the defect site has adequate slack designed into it, an increase in delay up to the slack amount will not be ordinarily detectable. Slack may change with a change in cycle time or a change in power supply voltage, thus altering the test realities.

It is therefore required that the defect enumeration scheme be coupled with timing analysis tools, which in turn should be designed to understand the effect of the test environment (temperature, voltage, cycle time) on slack.

Defect-Based Simulation and ATPG

Traditional test automation tools need to be rethought in the context of defect-based test. The fundamental reason for the effectiveness of the stuck-at fault model is that it opens up an observation path starting from the fault site. Unfortunately, the conditions needed to cause the erroneous circuit behavior may not be created at the time the observation path is set up.

Data reported in the literature show that the effectiveness of a test set could be improved by including vectors that detect the same stuck-at fault multiple times, in different ways. This approach, called N-detection, is a random way to set up the conditions needed to activate different failure modes. Defect-based fault models take this notion a step further by specifying the actual excitation conditions, called *constraints*.

 Excitation conditions. These are a relatively straightforward extension to commonly used fault models. Constrained stuck-at and constrained transition faults behave like their traditional counterparts except that the fault effect becomes manifest only when an externally specified condition is met.

Existing fault simulation and test-generation tools can be used to simulate these models by augmenting the target netlist to detect the excitation condition and to inject the fault when it occurs. However,

this can be expensive in terms of netlist size for big designs. Also, depending on the location of the set of nodes involved in the constraints and the fault location, the augmenting circuitry can cause design-rule violations such as phase coloring.

- Propagation conditions. Certain types of physical faults (such as highly resistive bridges and opens) can manifest themselves as localized delay defects. However, the size of the delay is not always large enough to allow it to be treated as a transition, or gross delay. In such cases, the effectiveness of the test can be increased, propagating the fault effect along the paths with the lowest slack. This method implies a tie-in to the timing analysis sub-system.
- Path delay fault simulation. Several path delay fault models have been proposed in the literature with a view to identifying tests that are robust (less susceptible to off-path circuit delays), and to simplifying the model to ease fault simulation and test generation. Any of these fault models can be used, but there are two new considerations:

Paths in high-performance designs are not always limited to a single combinational logic block between two sequential elements. A path can span multiple clock phases, crossing sequential elements when they are transparent. A practical path delay fault model should therefore be applicable to multicycle paths. Note that such paths may feed back onto themselves (either to the source of the path or to an off-path input).

The second consideration is that fault simulation and ATPG are typically performed at the gate level, whereas paths are described at the switch level. When a switch-level path is mapped to the gate level, a path may become incompletely specified. There may be multiple ways to test the same gatelevel path not all of which exercise the same switch-level path. This problem can be addressed by specifying gate-level conditions that will exercise the switch-level path in a manner analogous to specifying excitation conditions for random defects.

Circuit design styles. High-performance designs have core engines running at very high speeds and external interfaces running at lower speeds. In addition, there may be internal subsystems that run at a different clock frequency. Test generation and fault simulation tools have to be designed to accommodate multiple clock domains running at different frequencies. The clocks are typically generated internally and synchronized. DFT design rules, particularly those that check the clocking methodology, need to be enhanced to handle such designs.

Another important design consideration is power delivery and consumption. In order to reduce a chip's power needs, clocks are often gated to dynamically turn off units that are not being used at a particular time. In the past, many tool designers assumed that clock-gating logic could be controlled directly by external pins, or they treated clock-gating logic as untestable. These assumptions are no longer valid.

• Capacity and performance. Next-generation CPUs are expected to require 5 to 10 million primitives to model at the gate level. The designs contain on the order of a hundred embedded memory arrays. These arrays have multiple read/write ports, with some ports accessing only parts of the address or data spaces of the array. In the past, most ATPG tools have provided support for simple RAM/ROM primitives that can be combined to model more complex arrays. However, from the point of view of database size and test generation complexity, it is essential to directly support more general behavioral models.

Defect-based fault models impose additional performance requirements on the tools because of the exploding number of faults that need to be targeted. In order to deal with larger designs, shrinking time-to-quality goals, and the larger number of faults, the performance of test automation tools needs to increase by an order of magnitude.

Failure Diagnosis

Automated failure diagnosis is valuable at different stages of a product's life: silicon debug and qualification manufacturing test and analysis of customer returns. Next-generation failure analysis tools have two major requirements:

- They must support defect-based models. Diagnostic tools need to leverage the defect resolution provided by the new fault models. This will enhance diagnostic resolutions by narrowing down the probable cause of a failing device to one defect-based fault, where partial matches were found, before using the stuck-at fault model. Diagnostic resolution can be further enhanced by the use of defect probability for prioritizing candidate failures.
- They must support limited sequentiality for highperformance designs that cannot afford scan DFT in pipelined stages.

Defect-Based Tooling Framework

The design flow in Figure 7 shows the new CAD modules introduced for DBT and their relationship to ex-

isting design and test automation modules. The new modules are highlighted in yellow.




Figure 7: Defect-based test system architecture

The left half of the flow is analogous to the traditional fault simulation and ATPG flow. These tools work on a gate-level model, which is generated either top-down by synthesis of RTL, or bottom-up by logic modeling of device-level circuits. The defect-based fault simulator accepts fault lists of realistic defect models. Traditional ATPG vectors, as well as existing functional tests, are fault simulated to filter out defect-based faults that are detected by these tests. A defect-based ATPG is used to generate tests for undetected faults.

The right half of the flow is for layout and timing-driven fault enumeration, and it is new to DBT. The analogous step for traditional ATPG is stuck-at fault enumeration and collapsing based purely on gate-level analysis. Random faults are typically enumerated from the layout with the possible use of interconnect capacitances obtained by RC extraction tools. Critical paths for speed test are extracted from timing analysis. The identified fault sites exist at the layout or device level, and they need to be mapped to the logical level for fault simulation and ATPG.

Conclusion

In this paper we described the challenges faced by Intel in continuing with functional test as the primary mechanism for screening manufacturing defects, and we examined structural test as an alternative. Three major test quality risks were identified in migrating to structural test:

 Reduced test data volume due to the inefficiencies in loading test patterns from a structural tester.

- The loss of collateral defect coverage provided by functional tests that are applied at speed in the normal functional mode of operation.
- Sub-micron trends indicating that interconnect defects such as bridges and opens will dominate the defect distribution. Simulation results were presented that indicate that an increasing number of defects will result in speed failures rather than hard failures, requiring alternate ways of generating test patterns.

Defect-based test was introduced as an approach to mitigate some of these risks by increasing the effectiveness of ATPG-generated vectors. While this approach is intuitively appealing, it poses formidable challenges. Little hard evidence is available on the effectiveness of such an approach. Fault models that represent defect behavior well, and are tractable from a test generation viewpoint, have to be developed. Tools for the enumeration of likely fault sites and for test generation tools with the new fault models need to be implemented.

The technology development strategy for DBT was presented as an evolutionary cycle that builds on prototype capabilities and uses strategic partnerships with design teams. Silicon data collected from these experiments are used to refine and validate fault models and the tooling collateral as they are developed.

The tooling challenges for defect-based test for large, high-performance designs were discussed. Commercial capabilities that exist today are either insufficient, or cannot be scaled to meet the needs of next-generation microprocessor designs. These challenges span the design flow from logical to physical design, and they will require a concerted effort by the CAD industry to make defect-based test a robust, scalable solution.

Acknowledgments

The defect-based test effort spans three departments in MPG and TMG. We thank Will Howell and Paul Ryan of TT Q&R, Sujit Zachariah, Carl Roth, Chandra Tirumurti, Kailas Maneparambil, Rich McLaughlin, and Puneet Singh of Test Technology, and Mike Tripp, Cheryl Prunty, and Ann Meixner of STTD for their ongoing contributions.

We have benefited greatly from feedback received over the course of several technology reviews held with the Willamette DFT team, in particular Adrian Carbine, Derek Feltham, and Praveen Vishakantaiah.

References

- [1] Schnarch, Baruch, "PP/MT Scoreboarding: Turning the Low DPM Myth to Facts," *Proceedings of the 1998 Intel Design and Test Technology Conference*, pp. 13-18, Portland, OR, July 21-24, 1998.
- [2] Wayne Needham, internal memo based on data extracted from 1997 SIA Roadmap.
- [3] Design and Test Chapter, *National Technology Road Map*, 1997, available on the Web (URL: www.sematech.org).
- [4] "Sematech Test Method Evaluation Data Summary Report," Sematech Project S-121, version 1.4.1, 1/30/96.
- [5] S.C. Ma, P. Franco, and E.J. McCluskey, "An Experimental Chip to Evaluate Test Techniques Experiment Results," *Proceedings 1995 Int. Test Conference*, pp. 663-672, Washington, D.C., Oct. 23-25, 1995.
- [6] A. J. van deGoor, *Testing Semiconductor Memories, Theory and Practice*, John Wiley and Sons, Ltd, England, 1991.
- [7] A. Meixner and J. Banik, "Weak Write Test Mode: An SRAM Cell Stability Design for Test Technique," *Proc. 1996 Int. Test Conf.*, pp. 309-318.
- [8] A. Carbine and D. Feltham, "Pentium® Pro Processor Design for Test and Debug," *IEEE International Test Conference*, 1997, pp. 294-303.

Authors' Biographies

Sanjay Sengupta received an MSEE in electrical and computer engineering from the University of Iowa and a B.E. (Hons.) in electrical and electronics engineering from BITS, Pilani, India. He works on the development of test tools and methodology for next-generation microprocessors, and currently manages the defect-based logic test effort. Prior to joining Intel, he worked on test automation at Sunrise Test Systems and LSI Logic. His e-mail is sanjay.sengupta@intel.com.

Sandip Kundu has a B.Tech (Hons.) degree in electronics and electrical communication engineering from IIT, Kharagpur and a PhD in computer engineering from the University of Iowa. Prior to joining Intel, he worked at IBM T. J. Watson Research Center and at IBM Austin Research Laboratory. Sandip has published over forty technical papers and has participated in program committees of several CAD conferences including DAC, ICCAD, and ICCD. His e-mail is sandip.kundu@intel.com.

Sreejit Chakravarty received his BE in electrical and electronics engineering from BITS, Pilani and a PhD in computer science from the State University of New York. He joined Intel in 1997. Prior to that, from 1986-97, he was an Associate Professor of Computer Science at the State University of New York at Buffalo. Sreejit has published over 70 technical papers and has served on the program committee of several international conferences, including VTS and VLSI Design. He has co-authored a book on I testing. His e-mail is sreejit.chakravarty@intel.coff?

Praveen Parvathala received an MSEE from New Jersey Institute of Technology in 1989. Since then he has been working at Intel. As a designer, he contributed to the development of the i860™, Pentium® and Merced™ microprocessors. Since 1995 he has been working on DFT and is currently involved in the development of defect-based DFT methods and tools in MPG's Test Technology group.

His e-mail is praveen.k.parvathala@intel.com.

Rajesh Galivanche received his MSEE from the University of Iowa in 1986. Since then he has worked in the areas of Design for Test, ATPG, and simulation. Previously, Rajesh worked at Motorola, LSI logic, and Sunrise Test Systems. Currently, he manages the Logic Test Technology development team in the Microprocessor Product Group.

His e-mail is rajesh.galivanche@intel.com.

George Kosonocky received his BSEE from Rutgers University. He presently manages MPG's Test Technology organization and has held various management positions at Intel since 1983 in design engineering, marketing, quality and reliability, and program management. George holds a patent in non-volatile memory design. His e-mail is george.a.kosonocky@intel.com.

Mike Rodgers received a BSEE from the University of Illinois in 1986. He has been with Intel for 12 years in various capacities in Microprocessor Q&R including managing A4/T11 Q&R and FA groups in Santa Clara and IJKK. He currently is responsible for TT's Cache Technology and co-chairs the TMG-MPG Test Technology Planning Committee. His e-mail is michael.j.rodgers@intel.com.

TM Mak is working on circuit and layout-related DFT projects. He has worked in product engineering, design automation, mobile PC deployment, and design methodology for various products and groups since 1984. He graduated from Hong Kong Polytechnic in 1979. His e-mail is t.m.mak@intel.com.

EIC for TC 2600 TP159.C46 L33 1997 Item missing

ordered well call for we

Title Lab-on-a-chip: a revolution in portable instrumentation.

Author Technical Insights, Inc.

Imprint Englewood, NJ: Reports Group, Technical Insights, c1997.

Notes Includes bibliographical references (p. 131-133).

series Technical insights; R-231.

Descr. ix, 143 p.: ill.; 30 cm.

Subjects Chemical detectors

Microelectronics

ISBN 0471283738

Edition 2nd ed.

U.S. DEPARTMENT OF COMMERCE
Patent and Trademark Office

												Patent a	na iraaen	nark Offic	
	* * Dl					RIEV Imber i					ument	'c * *			
Requester's Name	7		abon			Serial N			4 4 .				121	3 3	
Phone: 305-		1 .	*RightFi					ing: $P/$		_/	Art Unit/Org.: 412/33 Room Number: 6813				
Class/Sub-Class:	0)/.	<u> ノ_</u>	<u> </u>					, ,							
Date of Request:	3/	25/1	04			1	Date Ne	eded By	: 3/2	25/0	4				
Paste or add text of				Paste C	itation					Original of	copy only	•			
Auth	or/Edito	r R	ish		A .	T .	I	vano	v	4.					
Journal/B	ook Title	<u>・ </u>	12/(1	f y	71.0	. 		,(0							
	ticle Title	+	n th	10 7	as f	6/1	, L	r.f	CM		edba	ek a	mbli	Fiers	
Volume	Numbe	er:	1 Ch		Report N	Number:		0, (Pages				, <u>/ C/J</u>	
Issue	Numbe	er:			Series N	umber:		Yea	ar of Pul	olication	i:				
	 Publishe														
		-									<u> </u>	- · · -			
(195	Remark	5.											1		
					S	taff Us	e Only								
Monthly Accession	Numbe	er:					•	•	48	87:	72	/		_	
Library	P	то	L	.C	N	AL	NIH NLM			LM	NIST		Ot	Other	
Action	1st	2nd	1st	2nd	1st	2nd	1st	2nd	1st	2nd	1st	2nd	1st	2nd	
Local Attempts	V										-				
Date	3/2	2					ļ				ļ		ļ		
Initials	29		-								ļ				
Results		100			ļ						-	<u> </u>			
Examiner Called									-		-				
Page Count											ļ	ļ			
Money Spent						<u> </u>					 				
								<u> </u>							
							Soi	urce					D	ate ———	
Remarks/Comments 1st and 2nd denotes	Orc	lered				<u> </u>						<u>.</u>	<u> </u>		
time taken to a library	1	om:						·			·				
O/N – Under NLM means Overnight	Comm	ents:	,L										•		

//5/3 (Item 3 from file: 8)
/(ALOG(R)File 8:Ei Compendex(R)
(c) 2004 Elsevier Eng. Info. Inc. All rts. reserv.

04159616 E.I. No: EIP95022547144

Title: On the testability of CMOS feedback amplifiers

Author: Bishop, A.J.; Ivanov, A.

Corporate Source: Univ of British Columbia, Vancouver, BC, Can

Conference Title: Proceedings of the 1994 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems

Conference Location: Montreal, Que, Can Conference Date 19941017-19941019

Sponsor: IEEE

E.I. Conference No.: 42307

Source: IEEE International Workshop on Defect and Fault Tolerance in VLSI

Systems 1994.,94TH8009. p 65-73

Publication Year: 1994

CODEN: 001710 Language: English

Document Type: CA; (Conference Article) Treatment: T; (Theoretical)

Journal Announcement: 9507W2

Abstract: This paper examines the testability of a CMOS operational amplifier (op-amp) in four different feedback configurations. Feedback is often considered to complicate the testing problem. Here, we illustrate that it is possible to test the op-amp for catastrophic faults at wafer probe without having to remove feedback structures. Catastrophic, as well as parameter variation fault models, are used to simulate the faulty response of the opamp circuits. Our method relies on repeated Monte Carlo fault simulations to examine differences in a circuit's response for each possible fault condition. A sine wave is used for the test stimulus in each case. Four closed loop configurations are considered for the study: integrator, differentiator, inverting amplifier, and comparator. We tally the percentage of stuck-at, short, and open faults that are detectable with the feedback applied to demonstrate that the four feedback network configurations have little effect on the catastrophic fault coverage, as compared with similar tests performed for an open-loop configuration. (Author abstract) 25 Refs.

Descriptors: Feedback amplifiers; CMOS integrated circuits;
Integrated circuit testing; Operational amplifiers; Electric fault location; Gates (transistor); Electric network analysis; Semiconductor device models; Monte Carlo methods; Integrated circuit layout

Identifiers: Feedback structures; Feedback path analysis; Testability Classification Codes:

703.1.1 (Electric Network Analysis)

713.1 (Amplifiers); 714.2 (Semiconductor Devices & Integrated Circuits); 706.1 (Electric Power Systems); 703.1 (Electric Networks); 921.6 (Numerical Methods); 922.2 (Mathematical Statistics)

713 (Electronic Circuits); 714 (Electronic Components); 706 (Electric Transmission & Distribution); 703 (Electric Circuits); 921 (Applied Mathematics); 922 (Statistical Methods)

71 (ELECTRONICS & COMMUNICATIONS); 70 (ELECTRICAL ENGINEERING); 92 (ENGINEERING MATHEMATICS)

On the testability of CMOS feedback amplifiers

Bishop, A.J.; Ivanov, A.

Defect and Fault Tolerance in VLSI Systems, 1994. Proceedings., The IEEE International Workshop on, Vol., Iss., 17-19 Oct 1994

Pages:65-73 URL: http://ieeexplore.ieee.org/iel3/4986/13694/00630015.pdf?isNumber=13694&prod=STD&arnumber

3/25/04 12:56 PM

On the Testability of CMOS Feedback Amplifiers

A. J. Bishop and A. Ivanov
Department of Electrical Engineering,
University of British Columbia,
2356 Main Mall, Vancouver, B.C., V6T 1Z4, Canada.
Phone: 604 822-6936 Fax: 604 822-5949.
email: andrewb@ee.ubc.ca.

Abstract

This paper examines the testability of a CMOS operational amplifier (op-amp) in four different feedback configurations. Feedback is often considered to complicate the testing problem. Here, we illustrate that it is possible to test the op-amp for catastrophic faults at wafer probe without having to remove feedback structures. Catastrophic, as well as parameter variation fault models, are used to simulate the faulty response of the opamp circuits. Our method relies on repeated Monte Carlo fault simulations to examine differences in a circuit's response for each possible fault condition. A sine wave is used for the test stimulus in each case. Four closed loop configurations are considered for the study: integrator, differentiator, inverting amplifier, and comparator. We tally the percentage of stuck-at, short, and open faults that are detectable with the feedback applied to demonstrate that the four feedback network configurations have little effect on the catastrophic fault coverage, as compared with similar tests performed for an open-loop configuration [1].

1: Introduction

This paper addresses the problem of analog integrated circuit (IC) production testing. Research is presently directed towards automating the procedure of testing analog circuits embedded within integrated systems. Due to the ever increasing functional density of ICs, it is common for manufacturers to place a large portion of analog processing on chip [2, 3]. The difficulties of testing such systems arises from the limited observability and controllability of internal circuit structures, along with the non-linear effect that analog faults may cause on a circuit [4, 5, 6]. Much research is currently addressing the observability and controllability problems by providing test structures on chip, i.e., the Built-In Self-Test (BIST) approach [7, 8, 9, 10, 11]. In conjunction with analog BIST, work is also directed at the identification problem [12, 13, 14, 15], i.e., identifying the presence of faulty components in a network. Further work in the area of analog testing addresses the design of analog systems to simplify testing, termed Design for Test (DFT). In [16] the author presents an example DFT system for analog filters. The procedure involves opening feedback paths with transmission gates in order to test individual active circuit structures. In some cases, where the parasitics associated with the transmission gates would degrade the circuit performance the method is not appropriate. To overcome this shortcoming, here we propose to examine the testability of such circuits without having to open feedback paths.

^{*}This work was supported by Micronet, Canada's National Science & Engineering Research Council, as well as British Columbia's Advanced Systems Institute.

The IC test procedure is typically broken down into various steps, along the lines of the production stage. This is done in order to reduce costs, where the reasoning is based on the economics of digital circuit testing [17], which has shown an order of magnitude increase in test costs per level of packaging. At the wafer probe stage, it is therefore common to examine individual dies on the wafer to reduce the number of defective dies before final passivation, die cutting, bonding and packaging [18]. The tests that can be performed at wafer probe are limited to low frequency measurements because of the capacitance of the probes. The tests that are performed include tests such as supply current measurement, diode checking, and DC or low frequency voltage verification. Then, after the bond wires have been attached to individual dies, the circuit's functional behavior may be tested. Functional testing involves characterizing the circuit's response and comparing the measured response with the circuit's specifications [19]. Typical functional testing will measure device response to normal input signals to ensure that the device will perform as required in the field. This may also include burn-in and extreme operating condition tests, to ensure reliability.

At wafer probe, instead of functional testing, structural testing may be performed. Structural testing verifies that circuit element values, e.g., resistance or capacitance, are within a given range, or that there are no catastrophic faults in the circuit. At wafer probe, structural testing is the method of choice since high frequency functional tests can not be performed. Structural testing can also be more manageable since only a limited number of possible fault conditions need to be considered. While in the case of functional testing no simple model exists for the variety of errors that can result from a faulty circuit, in functional testing, a different test is performed for each circuit specification to ensure correct operation [19]. In structural testing, a single, simple test is employed to detect catastrophic faults in the circuit under test.

Difficulties may arise when testing analog ICs since passivation and multi-layered processing steps limit the observability of most internal nodes. Direct access points consume large portions of chip area or require selective passivation. The only access points that can be directly probed consist of input/output pads, vias to unpassivated top-metal layers, or transmission gated test access ports. In these circumstances, tests can only directly measure I/O functionality, as opposed to tests that measure all of the circuit parameters, e.g., the internal component impedances, transistor current gains or transconductances. Some of these parameters can be calculated, from nodal measurements [20]. However, in most cases, they cannot be directly measured. A structural test method should therefore rely mainly on input and output ports, and the supply rails for observability and controllability. Transmission gates can be used for added observability and controllability at internal circuit nodes, however the loading effect of these structures may interfere with circuit operation. The use of transmission gates should therefore be limited to positions where they do not deter from correct operation. The parasitics of the transmission gate are the shunt capacitance to ground, and the series on and off impedances. The capacitance can severely hamper high-frequency operation, unless it appears in parallel with a low impedance to ground, i.e., the output port of an op-amp. The series on impedance of a transmission gate can affect the quality factor of a filter, if the transmission gate appears in series with the filter's integrator. The series off impedance is, in general, much higher than other impedances in an IC network so the off impedance will not load the circuit. However, leakage current, and the body effect may inject stray charges that will hamper circuit operation, e.g., switched capacitor networks.

In this paper, we examine the testability of closed-loop analog op-amp structures. In the interest of performing only simple, cost effective tests, we limit the test access nodes to the input and output ports of the circuits. This restriction is in line with the proposed analog test bus standard [10]. For instance, one can isolate an op-amp integrator circuit by opening and closing transmission gates at the circuit's input and output, and then applying test signals to the integrator in order to determine if the circuit is faulty, as in [1]. Since the transmission gates appear only at low impedance nodes (the input and output nodes) the gates do not load the circuit in this situation. The transmission gates are controlled by a test-mode select signal, and an analog test bus used to collect the test data. In [1], the author demonstrates that a reasonable fault coverage may be obtained by testing an open-loop amplifier. Here, we examine the fault coverage that can be obtained for a variety of analog op-amp closed-loop configurations. We find that the fault coverage obtained with the closed-loop cases is approximately equivalent to that obtained in the open-loop case [1]. Since we do not cut the feedback networks during testing, fewer transmission gates and test bus access ports are required in this test scheme. Also, as mentioned above, in some circumstances it may not be feasible to place a transmission gate in the feedback network, e.g., a high quality active filter. In such a case, closed-loop testing is the only viable alternative.

2: Analog Faults and Simulation

2.1: Fault Models

The catastrophic analog fault models used here consist of stuck-at faults (SAF), open faults (OF) and short faults (SF). Evidence in the literature suggests that these fault models capture a large proportion of common types of defects that occur during IC production [4, 22, 23]. We also consider random parametric variations, which are also termed deviation faults [4], in the fault simulations. Catastrophic defects that occur in ICs are generally due to one of a number of possible processing flaws. The list of these processing flaws includes: geometric errors during masking, silicon crystal deformations, particulates obstructing some portion of the wafer, metal migration, or stresses on the wafer. Particulates may obstruct part of a photoresist mask processing step, causing pinholes, or spot defects during etching. Misaligned masks may cause the dimensions of individual components to vary, or for entire contacts to be misplaced. Stress ses, silicon crystal deformities, and metal migration may cause cracks, pinholes or spot defects that can isolate or short different parts of a circuit [4, 24]. In many of these cases, the fault that occurs can be modeled as either an open circuit (large impedance), or a short circuit (small impedance). Additionally, the stuck-at fault model is used in cases where a short fault occurs between a supply node (low impedance) and any arbitrary internal node (with an associated impedance that is much greater than the impedance of the supply).

The stuck-at model is used to represent the electrical equivalent of a short between an arbitrary internal circuit node and a supply node. The internal circuit node voltage will tend to approach the supply voltage. The supply node, on the other hand, should not be affected by such a short, unless the short draws a significant amount of current. The supply should remain at essentially the same potential. To illustrate, consider the voltage, V_s , that would appear at an electrical short between two single-ended Thevenin voltage sources, V_1 and V_2 , with associated impedances, R_1 and R_2 . The voltage appearing at the short, V_s , can be found by superposition, e.g.,

$$V_{\bullet} = \frac{R_2}{R_1 + R_2} V_1 + \frac{R_1}{R_1 + R_2} V_2. \tag{1}$$

Assume that one of the supply voltages, say V_{dd} with its series resistance R_{dd} , is one of

the sources V_1 in Eqn. 1. Some arbitrary internal circuit node V_x , with impedance R_x , is the second source V_2 . In general, the supply voltage will have low impedance. If it is much lower than R_x , then, taking $(R_{dd} << R_x)$, Eqn. 1 reduces to $V_s \approx V_{dd}$. This implies the stuck-at fault model, wherein a certain node of a circuit is stuck-at one of the supplies; either V_{dd} , V_{ss} , or ground. In the case where the two shorted sources are supplies, say V_{dd} and ground, even in the case of a virtual ground, then both will have low series impedance. If two low impedance nodes are shorted then the stuck-at approximation does not hold and the short fault model must then be used.

2.2: Fault Simulation Methodology

We simulate defective a analog IC by injecting single faults in the circuit's netlist. The fault insertion and simulation procedure has been automated, the circuit's netlist is scanned and processed to output a series of faulty netlists that are then simulated. We apply three fault types to every node of every element of the circuits, one at a time and simulate with HSPICE [21]. In our example circuit, the only active elements are MOSFET transistors. To each MOSFET transistor in the circuit netlist we apply every permutation of short faults: drain-gate (DG), drain-source (DS), drain-substrate (Dsub), gate-source (GS), gatesubstrate (Gsub), and source-substrate (Ssub), except where the two nodes are designed to be connected. Shorts are also applied across resistors, capacitors, and between adjacent nodes in the layout. Adjacent nodes in the layout are either wires that cross over each other (e.g. metal over poly, metal2 over metal1, poly2 over poly1) or are two nodes that are located nearby each other in the layout, i.e., less than 10 design scale units apart. Also, every node of each element is subjected to open faults, except in the case of the substrate. The substrate open fault can only occur in specialized processes with anti-latchup protection devices, or in processes with isolation wells. Hence the open substrate faults are omitted in our standard, CMOS process. Open faults are applied to each transistor, resistor and capacitor in the circuit. Short faults are modeled as 1Ω resistors, open faults as $10M\Omega$ resistors. Finally, to each node of every element we apply stuck-at faults to each supply, except in cases where the node is already tied to the supply. The stuck-at faults are modeled as shorts to each supply.

In addition to inserting catastrophic faults into the simulations, we also perform Monte Carlo simulations on the circuits in question. The Monte Carlo analysis is performed in order to ensure that no parametric faults can mask catastrophic faults. If the range of a catastrophically faulty circuit's response variation over parametric deviations is indiscernible from the fault free case, then the parametric fault will mask the catastrophic fault. The device parameters that are altered in the Monte Carlo analysis are: For each fault

1.	Oxide thickness,	Tox	2.	Substrate doping,	N _{SUB}
3.	Surface mobility,	μο	4.	Threshold voltage,	V_{TO}
5.	Junction Depth,	X_J	6.	Transistor widths,	W
7.	Transistor lengths,	L			

Table 1. Variable Process Parameters for Monte Carlo Simulations.

injected into the circuit, thirty - 3 σ Monte Carlo simulations are performed. Device model parameters [1-5], listed above, were randomly perturbed with a Gaussian distribution, from one simulation to the next. This mimics the random wafer-to-wafer variation of these parameters. The dimension parameters [W and L] were randomly perturbed with a Gaussian

distribution, from transistor to transistor, mimicing the random mismatch within a single die. The distribution of the Gaussian random variables was selected at 10% off nominal at 3σ . This procedure finds the range of possible response errors that may occur for each fault type, taking in to account mismatch and process variations. Finally, the data is collated and compared with the fault-free case to determine which faults are detectable.

3: Circuit Under Test

Element	Value	Element	Value
M_1 ,	$W = 32.6\mu\text{m}, L = 2\mu\text{m}$	M_2, M_3	$W = 96\mu\text{m}, L = 2\mu\text{m}$
M_4, M_5	$W = 20\mu \text{m}, L = 5\mu \text{m}$	M ₆	$W = 56\mu\text{m}, L = 0.8\mu\text{m}$
M ₇	$W = 76\mu \text{m}, L = 0.8\mu \text{m}$	М8	$W = 32\mu\text{m}, L = 2\mu\text{m}$
M ₉	$W = 400 \mu \text{m}, L = 0.8 \mu \text{m}$	M_{10}	$W = 410 \mu \text{m}, L = 0.8 \mu \text{m}$
M_{b1}	$W = 32\mu\text{m}, L = 2\mu\text{m}$	M_{b2}	$W = 73.2\mu\text{m}, L = 2\mu\text{m}$
Rbias	23 kΩ	C_{comp}	1.0 pF
V_{ss}	0 V	V_{dd}	5 V

Table 2. Element Values for sub-micron CMOS Op-amp.




Figure 1. Op-amp Schematic.

3.1: Op-Amp

The CMOS op-amp used in the fault simulations appears in Fig. 1. The op-amp is designed specifically for a $0.8\mu m$ double metal n-well CMOS process. The device dimensions and element values are tabulated in Table 2. The opamp is comprised of four stages. A differential pair with active load feeds a source follower that drives a common gate amplifier, and finally, the output of the common gate stage feeds an output driver stage. A compensation capacitor, C_{comp} , is used to ensure a phase margin of 50° up to the unity-gain frequency of 46 MHz. The overall gain is 56 dB, and the output stage is capable of driving approximately 2 mA into a $1k\Omega$ load.

3.2: Closed-Loop Op-Amp Configurations

The op-amp configurations considered in this study consist of: an integrator, a differentiator, an inverting amplifier, and a comparator. Schematics of each of these structures




Figure 2. Op-amp a) Integrator and b) Differentiator Schematics.




Figure 3. Op-amp a) Amplifier and b) Comparitor Schematics.

are illustrated in Figures 2 a) and b), 3 a) and b) respectively. During normal operation, the circuits shown in these Figures will process signals arriving at V_{in} and output signals to V_{out} . The transmission gates in the schematics are used to enter test mode on assertion of ϕ_{test} . During test mode, a test input signal from an analog test bus, Test In, provides controllability. The output signal, Test Out, is sent through a second transmission gate to an output analog test bus for observability. The transmission gates are modeled by an ON impedance of 100Ω and an OFF impedance of $10 M\Omega$. This model for the transmission gates is used take into account the on and off series impedance of the MOS transistors that make up the transmission gates.

The input signal used in the fault tests is a 1 Vpp 15.625 kHz sine wave. The choice of the input signal frequency is dependent on three factors: minimizing the test time, tester probe frequency response, and having an integer number of waveform cycles during the test period. The input signal frequency is also chosen to be just lower than the pole frequency of the integrator and the differentiator. Both poles used in these cases are at $w_p = \frac{1}{2\pi RC} = 15.915 \text{kHz}$. In order to minimize test time, the signal frequency should be maximized. Due to the high capacitance of wafer probes the maximum frequency is limited. The requirement of having an integer number of cycles of the input waveform is imposed in order to allow capacitively or AC coupled measurements without having to offset the comparison thresholds by the DC component associated with a partial cycle waveform. The

restriction of integer number of cycles is also useful in terms of reducing Fourier Transform leakage [25].

4: Fault Coverage Results




Figure 4. Op-amp a) Voltage Amplifier and b) Integrator Test Results.




Figure 5. Op-amp a) Differentiator and b) Comparitor Test Results.

For each of the 4 test circuits, we compared the range of the simulated faulty responses with the range of fault-free cases over parametric deviations. The range of response over parametric deviations was obtained with Monte Carlo HSPICE simulations, as discussed in Section 2. The fault coverage was tabulated as the percentage of faults that can be detected by having the response differ beyond the nominal fault-free case, over the entire set of Monte Carlo response variations. Also, for the fault to be deemed detectable, all of the Monte Carlo simulation results had to be outside the range of nominal variation by an amount greater than the measurement resolution. The measurement resolution is the smallest voltage difference that can be measured with the voltage probe, in our case we varied the resolution over the range (1V, 500mV, 100mV, 10mV).

The results for all of the simulations are summarized in Figures 4 a) and b), and 5 a) and b). These graphs are plots of the percentage of detectable faults versus the number of

measurements used to make the comparison. In these Figures, it can be seen that as the number of comparison measurements increases, the fault coverage also increases. In the comparison routines, the number of measurement points used for comparison was varied over the set of values (1, 2, 4, 8, 16, 32, 64, 128, 256, 512). The measurements were taken as synchronous samples of the output signal. For example, in the case of 1 measurement point, a single sample of a cycle of the output waveform is taken, at the mid-point of the test period. In the case of 128 measurement points, 128 equally-spaced samples of the output waveform are taken. Synchronization between the input waveform and the sample clock can be achieved if the input waveform is generated by a D/A converter. Also, we varied the measurement resolution over the range, 10mV, 50mV, 100 mV, 500mV, and 1V. The resolution variations are displayed as separate lines in each of the results graphs. In Figure 4 b), the fault coverage over the range 10 mV through 100 mV does not differ appreciably; and so there is only three curves in this Figure. Likewise, in Figures 4 a) and 5 a), there is litle discernible difference between the 10 mV resolution curve and the 50mV curve, and thus only 4 curves appear in these graphs. In most cases, the fault coverage reaches the 80 to 90 percent level with just 10 measurements. The exception being the differentiator, which takes 60 measurements to reach the 80 % fault coverage level at 500 mV resolution.

5: Conclusions

This work illustrates that significant short, open and stuck-at fault coverage is readily obtained for a variety of opamp feedback configurations using only input/output nodes for controllability and observability. Our results illustrate that > 90% fault coverage is obtained with as few as 100 response measurements with a sinusoidal input stimuli. This compares favorably with previously reported fault simulations of open-loop amplifiers [1]. Our work therefore demonstrates that analog tests may be performed on op-amp circuits without having to remove, or detach, feedback networks. The DFT circuit overhead for analog feedback circuits can therefore be reduced by the number of transmission gates that would otherwise be used to open the feedback paths. This scheme is in line with that of the proposal for an analog test bus standard [10]. Also, the method used for inserting and simulating faults has been automated, so as to be readily applicable to a wide variety of analog circuits. The repeated HSPICE transient analysis simulations account for most of the computation time, which takes 3 hrs. to run per circuit configuration on a SPARC 10. Further issues that we are addressing include the examination of the effects that different valued fault models have on detection, the effects of using a different input stimulus on the fault coverage, and, also, determining the fault coverage that can be obtained for larger network structures.

References

- [1] M. Soma, "Fault Coverage of DC Parametric Tests for Embedded Analog Amplifiers," Proc. ITC, pp. 566-571, 1993.
- [2] F. Yamaguchi, K. Sato, Y. Takayanagi, M. Nakaguchi, H. Hirose, and O. Yoshioka, "A New Single-Chip Video Signal-Processing LSI for the High-Band 8mm Camcorder," IEEE Trans. on Consumer Elec., Vol. 39, No. 3, pp. 413-421, Aug. 1993.
- [3] H. Alrutz, H.-J., Desor, P. Flamm, V. Summa, E. Wagner, "A Single-Chip Multistandard Video Encoder," IEEE Trans. on Consumer Elec., Vol. 39, No. 3, pp. 581-586, Aug. 1993.

- [4] P. Duhamel, and J. C. Rault, "Automatic Test Generation Techniques for Analog Circuits and Systems: A Review," IEEE Trans. on Cir. and Sys., Vol. CAS-26, No. 7, pp. 411-440, Jul. 1979.
- [5] V. Visvanathan and A. Sangiovanni-Vincentelli, "Diagnosability of Nonlinear Circuits and Systems Part I: The DC Case," IEEE Trans. on Cir. and Syst., Vol. CAS-28, pp. 1093-1102, Nov. 1981.
- [6] G. J. Hemink, B. W. Meijer, and H. G. Kerkhoff, "Testability Analysis of Analog Systems," IEEE Trans. on CAD, Vol. 9, No. 6, pp. 573-583, June 1990.
- [7] C.-L. Wey and S. Krishnan, "Built-In Self-Test (BIST) Structures for Analog Circuit Fault Diagnosis with Current Test Data," IEEE Trans. on Instr. and Meas., Vol. 41, No. 4, pp. 535-539, Aug. 1992.
- [8] L. T. Wurtz, "Built-In Self-Test Structure for Mixed-Mode Circuits," IEEE Trans. on Instr. and Meas., Vol. 42, No. 1, pp. 25-29, Feb. 1993.
- [9] A. A. Hatzopoulos, S. Siskos, J. M. Kontoleon, "A Complete Scheme of Built-In Self-Test (BIST) Structure for Fault Diagnosis in Analog Circuits and Systems," IEEE Trans. on Instr. and Meas., Vol. 42, No. 3, pp. 689-694, June 1993.
- [10] IEEE Working Group Minutes, "P1149.4 Mixed-Signal Test Bus Standard," Dallas, June, 1993.
- [11] K. P. Parker, J. E. McDermid and S. Oresjo, "Structure and Metrology for an Analog Testability Bus," Proc. Int. Test Conf., pp. 309-317, 1993.
- [12] W. Hochwald, J. D. Bastian, "A DC Approach for Analog Fault Dictionary Determination," IEEE Trans. on CAS, Vol. CAS-26, No. 7, pp. 523-529, Jul. 1979.
- [13] L. Milor, V. Visvanathan, "Detection of Catastrophic Faults in Analog Integrated Circuits," IEEE Trans. on CAD, Vol. 8, No. 2, pp. 114-130, Feb. 1989.
- [14] B. R. Epstein, M. Czigler, S. R. Miller, "Fault Detection and Classification in Linear Integrated Circuits: An Application of Discrimination Analysis and Hypothesis Testing," IEEE Trans. on CAD of Int. Circuits and Systems, Vol. 12, No. 1, pp. 102-113, Jan. 1993.
- [15] D. K. Papakostas, A. A. Hatzopoulos, "Correlation-Based Comparison of Analog Signatures for Identification and Fault Diagnosis," IEEE Trans. on Instr. and Meas., Vol. 42, No. 4, pp. 860-863, Aug. 1993.
- [16] M. Soma, "A Design for Test Methodology for Active Analog Filters," Int. Test Conf., pp. 183-192, 1990
- [17] Abramovici, T. Dillenger, VLSI Engineering, New Jersey, Prentice Hall, 1988.
- [18] W. Maly and Z. Pizlo, "Tolerance Assignment for IC Selection Tests," IEEE Trans. on CAD, vol. CAD-4, April 1985.
- [19] L. Milor, A. L. Sangiovanni-Vincentelli, "Minimizing Production Test Time to Detect Faults in Analog Circuits," IEEE Trans. on CAD, Vol. 13, No. 6, pp. 796-813, June, 1994...
- [20] G. E. Subak-Sharpe, "On A Remarkable Measurement Property of Resistive Networks," Proceedings of ISCAS, San Diego Calif., pp. 1751-1755, May, 1992.
- [21] Meta-Software Inc., Hspice Version H92 Users Manual, Meta-Software, 1992.
- [22] M. Favalli, M. Dalpasso, P. Olivo and B. Ricco, "Analysis of Dynamic Effects of Resistive Bridging Faults in CMOS and BiCMOS Digital ICs," Proc. Int. Test Conf., pp. 865-874, 1993.
- [23] G. H. Ebel, "Failure Analysis Techniques Applied In Resolving Hybrid Microcircuit Reliability Problems," Proc. Int Reliability Physics Symp., pp. 70-81, Apr. 1977.
- [24] C. F. Hawkins and J. M. Soden, "Reliability and Electrical Properties of Gate Oxide Shorts in CMOS ICs," Proc. Int. Test Conf., pp. 443-451, 1986.
- [25] M. Mahoney, DSP-Based Testing of Analog and Mixed-Signal Circuits, IEEE Press, Washington D.C., 1987.